index
:
ttarv32
master
Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core
kimi.h.kuparinen+ttarv32@gmail.com
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
common.svh
blob: 42fdb71539a5961f3b5d5a73360b9534a8637065 (
plain
) (
blame
)
1
2
3
4
5
6
`ifndef
__COMMON_SVH__
`define __COMMON_SVH__
`define NOP 0
`endif
/* __COMMON_SVH__ */