index
:
ttarv32
master
Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core
kimi.h.kuparinen+ttarv32@gmail.com
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tb
/
data
/
rv2insn.S
blob: a0ee61053a76b39757cdee60c57422a070f16ef5 (
plain
) (
blame
)
1
2
3
4
5
6
.global
_start
_start:
add
x1
,
x2
,
x3
addi
x4
,
x5
,
123
sub
x6
,
x7
,
x8
addi
x9
,
x10
,
-456