diff options
| author | Kimplul <kimi.h.kuparinen@gmail.com> | 2022-04-17 13:40:56 +0300 |
|---|---|---|
| committer | Kimplul <kimi.h.kuparinen@gmail.com> | 2022-04-17 13:40:56 +0300 |
| commit | 1ceed7525272b82c1028ebd353e65c3a63bd2714 (patch) | |
| tree | 828105db350e36df681bf79740434b47e6748e36 /arch/riscv64/kernel | |
| parent | 2a256aa4f1abb65afa6f3856998bfe00ac960d61 (diff) | |
| download | kmi-1ceed7525272b82c1028ebd353e65c3a63bd2714.tar.gz kmi-1ceed7525272b82c1028ebd353e65c3a63bd2714.zip | |
expand sbi implementation a bit
Diffstat (limited to 'arch/riscv64/kernel')
| -rw-r--r-- | arch/riscv64/kernel/power.c | 31 | ||||
| -rw-r--r-- | arch/riscv64/kernel/sbi.c | 28 |
2 files changed, 59 insertions, 0 deletions
diff --git a/arch/riscv64/kernel/power.c b/arch/riscv64/kernel/power.c new file mode 100644 index 0000000..877c001 --- /dev/null +++ b/arch/riscv64/kernel/power.c @@ -0,0 +1,31 @@ +#include <apos/power.h> +#include <sbi.h> + +/* shutdown reason */ +#define SBI_NO_REASON 0 + +/* shutdown type */ +#define SBI_SHUTDOWN 0 +#define SBI_COLD_REBOOT 1 +#define SBI_WARM_REBOOT 2 + +stat_t poweroff(enum poweroff_type type) +{ + /* TODO: this only shuts down the cpu itself, but may leave the SOC + * active. Should read from fdt poweroff and syscon-poweroff etc */ + switch (type) { + case SHUTDOWN: + sbi_system_reset(SBI_SHUTDOWN, SBI_NO_REASON); + return ERR_MISC; + + case COLD_REBOOT: + sbi_system_reset(SBI_COLD_REBOOT, SBI_NO_REASON); + return ERR_MISC; + + case WARM_REBOOT: + sbi_system_reset(SBI_WARM_REBOOT, SBI_NO_REASON); + return ERR_MISC; + }; + + return ERR_INVAL; +} diff --git a/arch/riscv64/kernel/sbi.c b/arch/riscv64/kernel/sbi.c new file mode 100644 index 0000000..cd3eb1b --- /dev/null +++ b/arch/riscv64/kernel/sbi.c @@ -0,0 +1,28 @@ +#include <sbi.h> + +struct sbiret sbi_ecall(int ext, int fid, unsigned long arg0, + unsigned long arg1, unsigned long arg2, + unsigned long arg3, unsigned long arg4, + unsigned long arg5) +{ + struct sbiret ret; + + register uintptr_t a0 __asm__ ("a0") = (uintptr_t)(arg0); + register uintptr_t a1 __asm__ ("a1") = (uintptr_t)(arg1); + register uintptr_t a2 __asm__ ("a2") = (uintptr_t)(arg2); + register uintptr_t a3 __asm__ ("a3") = (uintptr_t)(arg3); + register uintptr_t a4 __asm__ ("a4") = (uintptr_t)(arg4); + register uintptr_t a5 __asm__ ("a5") = (uintptr_t)(arg5); + register uintptr_t a6 __asm__ ("a6") = (uintptr_t)(fid); + register uintptr_t a7 __asm__ ("a7") = (uintptr_t)(ext); + + __asm__ volatile ("ecall" + : "+r" (a0), "+r" (a1) + : "r" (a2), "r" (a3), "r" (a4), "r" (a5), "r" (a6), "r" (a7) + : "memory"); + + ret.error = a0; + ret.value = a1; + + return ret; +} |
