aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/sbi.c
diff options
context:
space:
mode:
authorKimplul <kimi.h.kuparinen@gmail.com>2021-08-17 21:47:38 +0300
committerKimplul <kimi.h.kuparinen@gmail.com>2021-08-17 21:49:16 +0300
commit565724db3b73ee67fa996dab511dc52df586cee1 (patch)
treed3bd77006c2c57aa961f85c4fc677bd72f6251ae /arch/riscv/sbi.c
downloadkmi-565724db3b73ee67fa996dab511dc52df586cee1.tar.gz
kmi-565724db3b73ee67fa996dab511dc52df586cee1.zip
Garbage
Diffstat (limited to 'arch/riscv/sbi.c')
-rw-r--r--arch/riscv/sbi.c27
1 files changed, 27 insertions, 0 deletions
diff --git a/arch/riscv/sbi.c b/arch/riscv/sbi.c
new file mode 100644
index 0000000..e255ecf
--- /dev/null
+++ b/arch/riscv/sbi.c
@@ -0,0 +1,27 @@
+#include <sbi.h>
+
+struct sbiret sbi_ecall(int ext, int fid,
+ unsigned long arg0, unsigned long arg1, unsigned long arg2,
+ unsigned long arg3, unsigned long arg4, unsigned long arg5)
+{
+ struct sbiret ret;
+
+ register unsigned long a0 asm("a0") = arg0;
+ register unsigned long a1 asm("a1") = arg1;
+ register unsigned long a2 asm("a2") = arg2;
+ register unsigned long a3 asm("a3") = arg3;
+ register unsigned long a4 asm("a4") = arg4;
+ register unsigned long a5 asm("a5") = arg5;
+ register unsigned long a6 asm("a6") = fid;
+ register unsigned long a7 asm("a7") = ext;
+
+ asm volatile ("ecall"
+ : "+r" (a0), "+r" (a1)
+ : "r" (a2), "r" (a3), "r" (a4), "r" (a5), "r" (a6), "r" (a7)
+ : "memory");
+
+ ret.error = a0;
+ ret.value = a1;
+
+ return ret;
+}