aboutsummaryrefslogtreecommitdiff
path: root/tests/simt_cache/test.c
blob: df867742298b16009607f53d33b12c963777d88e (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
#include <stdint.h>

__attribute__((always_inline))
static inline uint64_t mesh1d_addr(uint16_t cluster, uint16_t elem,
                                   uint32_t off)
{
	return ((uint64_t)cluster << 48) | ((uint64_t)elem << 32) | off;
}

__attribute__((always_inline))
static inline void print_int8(volatile char *uart, unsigned x)
{
	char lo_nibble = (x >> 0) & 0xf;
	char hi_nibble = (x >> 4) & 0xf;

	*uart = hi_nibble < 10 ? hi_nibble + '0' : (hi_nibble - 10) + 'a';
	*uart = lo_nibble < 10 ? lo_nibble + '0' : (lo_nibble - 10) + 'a';
}

__attribute__((always_inline))
static inline void print_addr(volatile char *uart, unsigned x, unsigned y)
{
	*uart = '(';
	print_int8(uart, x);
	*uart = ',';
	*uart = ' ';
	print_int8(uart, y);
	*uart = ')';
	*uart = '\n';
}

__attribute__((always_inline))
static inline uint64_t wrap(unsigned x, unsigned X)
{
	return x + 1 >= X ? 0 : x + 1;
}

__attribute__((always_inline))
static inline uint64_t next_idx(unsigned x, unsigned y, unsigned X, unsigned Y)
{
	unsigned yi = wrap(y, Y);
	unsigned xi = yi < y ? wrap(x, X) : x;

	return mesh1d_addr(xi, yi, 0);
}

void _start(unsigned x, unsigned y, unsigned X, unsigned Y)
{
	volatile char *uart = (char *)mesh1d_addr(0, 0, 0);
	volatile uint64_t *control = (uint64_t *)mesh1d_addr(0, 1, 0);

	if (x == 1 && y == 0) {
		goto do_work;
	} else {
		while (*control != mesh1d_addr(x, y, 0)) {}
	}

do_work:
	print_addr(uart, x, y);
	*control = next_idx(x, y, X, Y);

	if (x == X - 1 && y == Y - 1)
		asm ("ebreak");

	/* otherwise just loop */
	while (1) {}
}