aboutsummaryrefslogtreecommitdiff
path: root/tests/simple_mesh2d/test.c
blob: 431245c5a181a06548c4d29e477d46e98610c490 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
__attribute__((always_inline))
static inline void print_int8(volatile char *uart, unsigned x)
{
	*uart = ((x >> 4) & 0xf) + '0';
	*uart = ((x >> 0) & 0xf) + '0';
}

__attribute__((always_inline))
static inline void print_addr(volatile char *uart, unsigned x, unsigned y)
{
	*uart = '(';
	print_int8(uart, x);
	*uart = ',';
	*uart = ' ';
	print_int8(uart, y);
	*uart = ')';
	*uart = '\n';
}

__attribute__((always_inline))
static inline unsigned wrap(unsigned x, unsigned X)
{
	return x + 1 >= X ? 0 : x + 1;
}

__attribute__((always_inline))
static inline unsigned next_idx(unsigned x, unsigned y, unsigned X, unsigned Y)
{
	unsigned yi = wrap(y, Y);
	unsigned xi = yi < y ? wrap(x, X) : x;

	return (xi << 16) | yi;
}

void _start(unsigned x, unsigned y, unsigned X, unsigned Y)
{
	volatile char *uart = (char *)4096;
	volatile unsigned *control = (unsigned *)(1ULL << 56);

	if (x == 0 && y == 2) {
		goto do_work;
	} else {
		while (*control != ((x << 16) | y)) {}
	}

do_work:
	print_addr(uart, x, y);
	*control = next_idx(x, y, X, Y);

	if (x == X - 1 && y == Y - 1)
		asm ("ebreak");

	/* otherwise just loop */
	while (1) {}
}