.gitignore - ttarv32 - Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core

summary refs log tree commit diff

path: root/.gitignore

blob: d73662c76898c0a472b66c1fcd3173a410669823 (plain) (blame)

tb/rv2insn
tb/ttarv32
tb/*.vcd
tb/*.hex
tb/*objdir