| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 11 days | implement circular routerHEADmaster | Kimplul | |
| + Not great latency, but has a fairly high fmax and low resource usage on my FPGA, so go with this for now. Likely better suited for data path, unsure what I'll do for the control path. | |||
| 2025-02-16 | add initial risc-v -> tta translation block | Kimplul | |
| 2025-02-15 | initial scheduler | Kimplul | |
 |
index : ttarv32 | |
| GOOFING OFF - Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core | kimi.h.kuparinen+ttarv32@gmail.com |
| summaryrefslogtreecommitdiff |