<feed xmlns='http://www.w3.org/2005/Atom'>
<title>ttarv32/tb/Makefile, branch master</title>
<subtitle>Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core</subtitle>
<id>https://metanimi.dy.fi/cgit/ttarv32/atom?h=master</id>
<link rel='self' href='https://metanimi.dy.fi/cgit/ttarv32/atom?h=master'/>
<link rel='alternate' type='text/html' href='https://metanimi.dy.fi/cgit/ttarv32/'/>
<updated>2025-02-16T20:36:57Z</updated>
<entry>
<title>add some kind of toplevel</title>
<updated>2025-02-16T20:36:57Z</updated>
<author>
<name>Kimplul</name>
<email>kimi.h.kuparinen@gmail.com</email>
</author>
<published>2025-02-16T20:36:57Z</published>
<link rel='alternate' type='text/html' href='https://metanimi.dy.fi/cgit/ttarv32/commit/?id=373edb42380875eafc8b9de54d80b939d263d041'/>
<id>urn:sha1:373edb42380875eafc8b9de54d80b939d263d041</id>
<content type='text'>
</content>
</entry>
<entry>
<title>add initial risc-v -&gt; tta translation block</title>
<updated>2025-02-16T18:55:24Z</updated>
<author>
<name>Kimplul</name>
<email>kimi.h.kuparinen@gmail.com</email>
</author>
<published>2025-02-16T18:55:24Z</published>
<link rel='alternate' type='text/html' href='https://metanimi.dy.fi/cgit/ttarv32/commit/?id=82dec45fd786831f791b17b84aedb4d99b5ca25d'/>
<id>urn:sha1:82dec45fd786831f791b17b84aedb4d99b5ca25d</id>
<content type='text'>
</content>
</entry>
</feed>
