some of my projects I don't feel like putting up anywhere else
lol
index
Name
Description
Owner
Idle
ttarv32
Getting familiar with SystemVerilog by writing an in-order multi-issue rv32 core
kimi.h.kuparinen+ttarv32@gmail.com
4 weeks